# II B. Tech II Semester Regular Examinations, April/May - 2016 <br> <br> SWITCHING THEORY AND LOGIC DESIGN 

 <br> <br> SWITCHING THEORY AND LOGIC DESIGN}
(Com. to EEE, ECE, ECC, EIE)
Time: 3 hours
Max. Marks: 70

## Note: 1. Question Paper consists of two parts (Part-A and Part-B) <br> 2. Answer ALL the question in Part-A <br> 3. Answer any THREE Questions from Part-B

## PART -A

1. a) Convert the decimal number 250.5 to base 3 , base 4
b) Write and prove de-Morgan laws
c) Implement two input EX-OR gate from 2 to 1 multiplexer
d) Write the demerits of PROM
e) What is race around condition? How can minimized in J-K flip-flop
f) write the difference between Mealy and Moore machine

## PART -B

2. a) Realize an 2 input EX-OR gate using minimum number of 2 input NAND gates.
b) Subtract $278_{10}$ from $495_{10}$ using the excess- 3 subtractor
c) Encode the decimal numbers using $6,3,1,-1$ weighted code. Is it a selfcomplementing code.
3. a) Simplify the logic functions from binary to seven segment display code converter
b) Simplify the following using Tabular method
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\Sigma(0,2,4,6,9,11,13,15,17,21,25,27,2,31)$
4. a) Draw the logic diagram 4-bit binary adder-subtractor circuit and explain its operation
b) Design full adder from 3 to 8 decoder
5. a) Design and implement Full adder with PLA
b) Write the comparisons between PAL, PLA
6. What is a shift register? Draw the block diagram and timing diagram of a shift register that shows the serial transfer of information from register A to register B.
7. a) The output Z of a fundamental mode, two input sequential circuit is to change
from 0 to 1 only when $x_{2}$ changes from 0 to 1 while $x_{1}=1$. The output changes from 1 to 0 only when $x_{1}$ changes from 1 to 0 while $x_{2}=1$. Find a minimum row reduced flow table
b) Draw a state diagrams of a sequence detector which can detect 101

# II B. Tech II Semester Regular Examinations, April/May - 2016 

## SWITCHING THEORY AND LOGIC DESIGN

(Com. to EEE, ECE, ECC, EIE)
Time: 3 hours Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any THREE Questions from Part-B

## PART - A

1. a) Convert the following numbers to decimal
i) $(12121)_{3}$
ii) $(50)_{7}$
b) Prove that $x y+x^{1} z+x y^{1}=x y+x^{1} z$
c) Design half adder from 2 to 4 decoder
d) Write the merits of PROM
e) Write the difference counter and register
f) What is Moore state machine diagram

## PART -B

2. a) The message below has been coded in Hamming code. Decode the message for single error detection code (message $=4$ bits). 1001001011100111101100011011.
b) Design BCD code to Gray code converter.
3. a) Simplify the following using K-map method
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\Sigma(0,2,4,6,9,11,13,15,17,21,25,27,31)$
b) Implement the following function with NAND gates $\mathrm{F}(\mathrm{x}, \mathrm{y})=\Sigma(1,2)$
4. a) Define Multiplexer and explain the procedure to implement 32X1 MUX by Using 4X1 Multiplexers
b) Design 4-bit digital comparator and explain with neat sketch
5. a) Implement $f(A, B, C, D)=\sum(0,1,4,5,6,7,9,10,12,13,15)$ using PLA and explain its procedure
b) Write the comparisons between PAL, PLA
6. a) Draw the circuit diagram of MOD-10 Counter and explain the operation of it
b) What is race around condition and how to avoid it along with circuit diagram
7. a) Explain in detail the Mealy state diagram with one example
b) Draw a state diagrams of a sequence detector which can detect 110

# II B. Tech II Semester Regular Examinations, April/May - 2016 <br> SWITCHING THEORY AND LOGIC DESIGN 

(Com. to EEE, ECE, ECC, EIE)
Time: 3 hours
Max. Marks: 70

## Note: 1. Question Paper consists of two parts (Part-A and Part-B) <br> 2. Answer ALL the question in Part-A <br> 3. Answer any THREE Questions from Part-B

## PART -A

1. a) Add the following numbers in give base without converting to decimal
(i) $(1230)_{4}$ and (23) 4
(ii) (296) ${ }_{12}$ and (57) ${ }_{12}$
b) Minimize below logic function with minimum number of literals $y\left(w z^{l}+w z\right)+x y$
c) Why do go for priority encoder rather than normal encoder
d) Write the comparisons between PAL, PLA
e) Write the differences between latch and flip-flop
f) What is Mealy state diagram?

## PART -B

2. a) Deduce X from the following?
(i) $(\mathrm{BA} 0 . \mathrm{C})_{16}=(\mathrm{X})_{8}$
(ii) $(10101100)_{2}=(\mathrm{X})_{16}$
(iii) $(\text { FFE. })_{16}=(\mathrm{X})_{2}$
(iv) $(7562)_{8}=\left(\mathrm{X}_{2^{\circ}}\right.$
b) Subtract the following numbers using 10 's complement
(i) $5250-321$
(ii) $753-864$ (iii) $3570-2100$
(iv) $20-1000$
c) Convert ( 0011001.0101$)_{2}$ to decimal and octal
3. a) Obtain the simplified expression in sum of products form using K-map method
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\Sigma(0,1,4,5,16,17,21,25,29)$
b) Implement the following function with NAND gates
$\mathrm{F}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\Sigma(0,6)$
4. a) Implement $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(0,1,3,5,6,8,9,11,12,13)$ using 8:1 MUX and explain its procedure
b) Design and implement Full adder with two half adder and or gate
5. a) Implement $f(A, B, C, D)=\sum(0,1,3,5,6,8,9,11,12,13)$ using PROM and explain its procedure
b) Write the merits and demerits of PROM
6. a) With the aid of external logic, convert D type flip-flop to a JK flip-flop.
b) Design a synchronous modulo-12 counter using NAND gates and JK flip flops
7. a) Explain the state machine capabilities and limitations in detail
b) Draw a state diagrams of a sequence detector which can detect 010

# II B. Tech II Semester Regular Examinations, April/May - 2016 

## SWITCHING THEORY AND LOGIC DESIGN

(Com. to EEE, ECE, ECC, EIE)
Time: 3 hours Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any THREE Questions from Part-B

## PART -A

1. a) Write the first 10 numbers in base 4
b) Minimize below logic function with minimum number of literals
$(x+y)\left(x+y^{2}\right)$
c) Application of full adder
d) Write the comparisons between ROM, PLA
e) Write the difference between combinational circuit and sequential circuit
f) Write the limitation of state machines

## PART -B

2. a) Obtain the 1 's and 2 's complement of the following binary numbers $1010101,0111000,0000001,10000,00000$
Also obtain 9's and 10 's complement of the following decimal numbers 09900, 10000, 00000
b) What is a reflected code? Write about reflected codes by giving examples
3. a) Obtain the simplified expression for the Boolean function ' $F$ ' using don't care
conditions 'd' in product of 'sums form
$F=B^{1} D E^{1}+A^{1} B E+B^{1} C^{1} E^{1}+A^{1} B C^{1} D^{1}$
$\mathrm{d}=\mathrm{BDE}^{1}+\mathrm{CD}^{1} \mathrm{E}^{1}$
b) Simplify the following function and implement it with NAND gates
$F_{1}=\left(B^{1}+D^{1}\right)\left(A^{1}+C^{1}+D\right)\left(A+B^{1}+C^{1}+D\right)\left(A^{1}+B+C^{1}+D^{1}\right)$
4. a) Implement the following Boolean function with a multiplexer
(i) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(1,2,5,8,6,10,12,14)$ (ii) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(1,2,5,6,12)$
b) Construct the 4 bit parallel adder with look ahead carry generation
5. a) Implement $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(0,1,3,5,6,8,9,11,12,13)$ using PAL and explain its procedure
b) Write the merits and demerits of PROM
6. a) What is flip-flop? How can be used in sequential circuit and explain in detail
b) Explain about Master-slave flip-flop in detail
7. a) Reduce the number of states in the following state table and tabulate the reduced (8M) state table.

| PS | $\mathrm{NS}_{1} \mathrm{Z}$ |  |
| :---: | :---: | :---: |
|  | $x=0$ | $x=1$ |
| A | $\mathrm{D}, 0$ | $\mathrm{H}, 1$ |
| B | $\mathrm{F}, 1$ | $\mathrm{C}, 1$ |
| C | $\mathrm{D}, 0$ | $\mathrm{~F}, 1$ |
| D | $\mathrm{C}, 0$ | $\mathrm{E}, 1$ |
| E | $\mathrm{C}, 1$ | $\mathrm{D}, 1$ |
| F | $\mathrm{D}, 1$ | $\mathrm{D}, 1$ |
| G | $\mathrm{D}, 1$ | $\mathrm{C}, 1$ |
| H | $\mathrm{B}, 1$ | $\mathrm{~A}, 1$ |

b) Draw a state diagrams of a sequence detector which can detect 011 .

